ERC32
≈ 2 min read
Names in other languages
No names in other languages are held for this entry yet.
Article bodies are English and are not machine-translated. A name in another language is not a translation of the article.
ERC32 is a radiation-tolerant 32-bit RISC processor (SPARC V7 specification) developed for space applications. It was developed by Temic, which was later acquired by Atmel, and then Microchip. It is used in the DMS-R (Data Management System - Russian) computer on Zvezda module of the Russian Orbital Segment on the International Space Station (ISS). It is also used in the control, mission and failure management systems in the Russian segment, as well as the fault-tolerant systems of the Automated Transfer Vehicle and standard payload computer of the wider ISS.
ERC32 is a radiation-tolerant 32-bit RISC processor (SPARC V7 specification) developed for space applications. It was developed by Temic, which was later acquired by Atmel, and then Microchip. It is used in the DMS-R (Data Management System - Russian) computer on Zvezda module of the Russian Orbital Segment on the International Space Station (ISS). It is also used in the control, mission and failure management systems in the Russian segment, as well as the fault-tolerant systems of the Automated Transfer Vehicle and standard payload computer of the wider ISS. ==Versions== Two versions have been manufactured: ERC32 Chip Set (Part Names: TSC691, TSC692, TSC693) ERC32 Single Chip (Part Name: TSC695, TSC695F) ==Support== Support for the chip set version of the ERC32 has been discontinued. ERC32 was succeeded by LEON (SPARC V8 specification). ==References== ==External links== ERC32 Documentation TSC695 page on Atmel/Microchip Website GNU/Linux SPARC-HOWTO
Text derived from https://en.wikipedia.org/w/index.php?oldid=1359296312 under CC BY-SA 4.0; modifications have been made.