MDSP

Uses your system voice; voice and rate in settings.

Snapshot

≈ 2 min read

Names in other languages

No names in other languages are held for this entry yet.

Article bodies are English and are not machine-translated. A name in another language is not a translation of the article.

MDSP is a multiprocessor DSP family from Cradle Technologies. It is designed use for video processing applications. These include as streaming video, broadcast (internet and terrestrial), and video surveillance security. It has a hierarchical architecture. The multi-core chip employs compute and input/output (IO) subsystems with programmable IO, consisting of general purpose and signal processing cores. The general purpose cores are used for control and IO processing, and the DSP cores are for fixed or floating-point computation. MDSP is similar in architecture to the cell processor, except it has multiple processing elements. The processing element, or GPP (general purpose processor) units, are 32-bit general-purpose RISC-like cores with signal processing units (DSP or DSE) via a databus.

MDSP is a multiprocessor DSP family from Cradle Technologies. It is designed use for video processing applications. These include as streaming video, broadcast (internet and terrestrial), and video surveillance security. It has a hierarchical architecture. The multi-core chip employs compute and input/output (IO) subsystems with programmable IO, consisting of general purpose and signal processing cores. The general purpose cores are used for control and IO processing, and the DSP cores are for fixed or floating-point computation. MDSP is similar in architecture to the cell processor, except it has multiple processing elements. The processing element, or GPP (general purpose processor) units, are 32-bit general-purpose RISC-like cores with signal processing units (DSP or DSE) via a databus. ==Development tools== The initial software development kit (sdk4) was based on Cygwin 1.3.x and Cradles umgcc (GCC port). Sdk5 is based on Cygwin 1.5.x and cragcc (GCC port). The chips are programmed in a mix of C and CLASM (C-like assembly). The PEs can be programmed in C; the DSEs and MTEs are programmed in CLASM. The programmer can manage resource allocation using semaphores. ==References== ==External links== CT3400 datasheet CT3600 product brief CT3600 datasheet

Text derived from https://en.wikipedia.org/w/index.php?oldid=1337836395 under CC BY-SA 4.0; modifications have been made.