Tegra

Tegra is a system on a chip (SoC) series developed by Nvidia for mobile devices such as smartphones, personal digital assistants, and mobile Internet devices. The Tegra integrates an ARM architecture central processing unit (CPU), graphics processing unit (GPU), northbridge, southbridge, and memory controller onto one package. Early Tegra SoCs are designed as efficient multimedia processors. The Tegra-line evolved to emphasize performance for gaming and machine learning applications without sacrificing power efficiency, before taking a drastic shift in direction towards platforms that provide vehicular automation with the applied Nvidia Drive brand name on reference boards and its semiconductors; and with the Nvidia Jetson brand name for boards adequate for AI applications (e.g. within robots or drones) and for various smart high-level automation purposes.

Tegra is a system on a chip (SoC) series developed by Nvidia for mobile devices such as smartphones, personal digital assistants, and mobile Internet devices. The Tegra integrates an ARM architecture central processing unit (CPU), graphics processing unit (GPU), northbridge, southbridge, and memory controller onto one package. Early Tegra SoCs are designed as efficient multimedia processors. The Tegra-line evolved to emphasize performance for gaming and machine learning applications without sacrificing power efficiency, before taking a drastic shift in direction towards platforms that provide vehicular automation with the applied Nvidia Drive brand name on reference boards and its semiconductors; and with the Nvidia Jetson brand name for boards adequate for AI applications (e.g. within robots or drones) and for various smart high-level automation purposes. === Tegra K1 === Nvidia's Tegra K1 (codenamed "Logan") features ARM Cortex-A15 cores in a 4+1 configuration similar to Tegra 4, or Nvidia's 64-bit Project Denver dual-core processor as well as a Kepler graphics processing unit with support for Direct3D 12, OpenGL ES 3.1, CUDA 6.5, OpenGL 4.4/OpenGL 4.5, and Vulkan. Nvidia claims that it outperforms both the Xbox 360 and the PS3, whilst consuming significantly less power. Support Adaptive Scalable Texture Compression. In late April 2014¹, Nvidia shipped the "Jetson TK1" development board containing a Tegra K1 SoC and running Ubuntu Linux. Processor: 32-bit variant quad-core ARM Cortex-A15 MPCore R3 + low power companion core or 64-bit variant with dual-core Project Denver (variant once codenamed "Stark" ) GPU consisting of 192 ALUs using Kepler technology 28 nm HPM process Released in Q2 2014 Power consumption: 8 watts 1 Unified Shaders : Texture mapping units : Render output units 2 ARM Large Physical Page Extension (LPAE) supports 1 TiB (2 40 bytes). The 8 GiB limitation is part-specific. === Tegra X1 === Released in 2015¹, Nvidia's Tegra X1 (codenamed "Erista") features two CPU clusters, one with four ARM Cortex-A57 cores and the other with four ARM Cortex-A53 cores, as well as a Maxwell-based graphics processing unit. It supports Adaptive scalable texture compression (ASTC). Only one cluster of cores can be active at once, with the cluster switch being handled by software on the BPMP-L. Devices utilizing the Tegra X1 have only been seen to utilize the cluster with the more powerful A57 cores. The four cores from the A53 cluster cannot be accessed without first powering down the A57 ones (both clusters must be in the CC6 off state). Nvidia has removed the A53 cores from later versions of technical documentation, implying that they may have been removed from the die. The Tegra X1 was found to be vulnerable to a fault injection (FI) voltage glitching attack, which allowed for arbitrary code execution and homebrew software on the devices it was implemented in. A revision (codenamed "Mariko") with greater power efficiency, named officially as Tegra X1+ was released in 2019¹, fixing the Fusée Gelée (literally, "Frozen Rocket") exploit as reported by Katherine Temkin (founder of Insomnia Security, an advocate for secure hardware). That revision is also known as model numbers T214 and T210B01. CPU: ARMv8 ARM Cortex-A57 quad-core (64-bit) + ARM Cortex-A53 quad-core (64-bit) GPU: Maxwell-based GPU with 2 Streaming Multiprocessors (SMs) (Jetson Nano: 1 SM) MPEG-4 HEVC VP8 encoding/decoding & VP9 decoding support (Jetson Nano: encoders are H.265, H.264/Stereo, VP8, JPEG; decoders are H.265, H.264/Stereo, VP8, VP9, VC-1, MPEG-2, JPEG) TSMC 20 nm process for the Tegra X1, 16 nm process for the Tegra X1+. TDP: T210: 15 W, with average power consumption less than 10 W Jetson Nano: 10 W (mode 0); mode 1: 5W (only 2 CPU cores @ 918 MHz, GPU @ 640 MHz) 1 CPU frequency may be clocked differently than the maximum validated by Nvidia at the OEM's discretion 2 Unified Shaders : Texture mapping units : Render output units 3 Maximum validated amount of memory, implementation is board specific 4 Maximum validated memory bandwidth, implementation is board specific 20 TOPS DL and 160 SPECint @ 20 W; 30 TOPS DL @ 30 W (TOPS DL = Deep Learning Tera-Ops) 20 TOPS DL via the GPU based tensor cores 10 TOPS DL (INT8) via the DLA unit that shall achieve 5 TFLOPS (FP16) 1.6 TOPS in the PVA unit (Programmable Vision Accelerator, for StereoDisparity/OpticalFlow/ImageProcessing) 1.5 GPix/s in the ISP unit (Image Signal Processor, with native full-range HDR and tile processing support) Video processor for 1.2 GPix/s encoding and 1.8 GPix/s decode including 8k video support MIPI-CSI-3 with 16 lanes 1 Gbit/s Ethernet 10 Gbit/s Ethernet 1 CUDA cores : Tensor cores (SMs, TPCs, GPCs)

Text derived from https://en.wikipedia.org/w/index.php?oldid=1374924997 under CC BY-SA 4.0; modifications have been made.